We propose three static compaction techniques for test sequences of synchronous sequential circuits. We apply the proposed techniques to test sequences generated for benchmark circuits by various test generation procedures. The results show that the test sequences generated by all the test generation procedures considered can be significantly compacted. The compacted sequences lhus have shorter test application times and smaller memory requirements. As a by-product, the fault coverage is sometimes increased as well. More importantly, the ability to significantly reduce the length of the test sequences indicates that it may be possible to reduce test generation time if superfluous input veciors are not generated.
Introduction
Compaction of test sequences for synchronous sequential circuits Iias been considered in [ 1-31. The static compaction procedures rn [1,2] start from sets of test sequences,, produced by generating separate test sequence for each fault or subset of faults. They use overlapping and reordering of the individual test sequences lo produce a single test sequence of minimal length. The procedure of [3] is a dynamic compaction procedure, i.e., it incorporates into the test generation procedure heuristics aimed at producing a short test sequence. In this work, we present three :static compaction procedures applicable to the case where a sin-';le test sequence is given. The test sequence can be generated directly by test generation procedures such as [3-61, or after iusing the procedures of [1,2] to combine individual test 'sequences into a single sequence. Static compaction implies that icompaction is done as a postprocessing step, independent of the lsst generation process. Static compaction has two useful feai.ures. (1) Unlike dynamic compaction, static compaction does riot require any modifications to the test generation procedure. ((2) Since dynamic compaction is based on heuristics and does not achieve the minimum test length, static compaction is useful (even after dynamic compaction is used, to further reduce the length of the test sequence. The effectiveness of the proposed procedures on benchmark circuits is compared to identify the most effective static compaction procedure among the three prolcedures investigated in this work.
The motivation for studying test compaction is twofold. First, by reducing test sequence length, the memory requirements during test application and the test application time are reduced. Second, the extent of test compaction possible for deterministic test seqiiences indicates that test pattern generators spend a significant amount of time generating test vectors that are not necessary. The compacted test sequences provide a target for more efficient deterministic test generators.
In trying; to compact a given test sequence, we face the following problem, that does not exist when performing static test compaction for combinational circuits. Consider a test sequence T = (tot I . . . tL-, ) , where ti is the input vector applied at time unit ui. If we remove or modify a vector ti, then every fault detected by T after time ui may potentially be left undetected. This is because fault detection requires a sequence of test vectors that may be disturbeid when ti is removed or modified. As a result, after changing the test sequence, we must perform fault simulation to e,nsure that the change has not reduced the fault coverage. It is interesting to note that by modifying the sequence, additional faults may be detected that were not detected by the original sequence. Thus, modification of a test sequence may serve not only to reduce its length, but also to increase its fault coverage. To capture these effects of reducinghncreasing the fault coverage, fault simulation must be carried out. Thus, all three compaction procedures proposed here require large numbers of fault simulations. However, since fault simulation time! is small compared to test generation time [5], we believe that the gain in test length reduction and the potential increase in fault coverage justify the investment in additional fault simulation time. Furthermore, the compaction achieved in the work presented here could lead to methods to develop more efficient AWGs for sequential circuits.
The paper is organized as follows. Section 2 contains definitions and notation used throughout this work. In Section 3 we present a compaction procedure based on an insertion operation that duplicates subsequences of the test sequence and inserts them into the test sequence at specific positions. In Section 4 we present a compaction procedure based on omission of vectors.
In Section 5 we present a compaction procedure based on selection of a minimal subset of subsequences sufficient to detect all the faults detected by the original sequence. Section 6 includes experimental results and a comparison among the three procedures. Section 7 concludes the paper.
Definitions and notation
To describe the compaction procedures we use the following definitions and notation.
A test sequence T is represented as T = (totl ... fL-,), where ri is the input vector applied at time unit ui.
The subsequence of T between time units u j and uk is denoted by T [ u j , u 
The state of the fault free circuit at time ui is denoted Si.
The initial state So is the all-unspeci,fied (all-x) state in our experiments.
The output vector of the fault free circuit at time unit U ; is denoted zi.
The set of target faults (collapsed single stuck-at faults) is denoted by F . The set of faults detected1 by a given test sequence T i s denoted by FA,.
For every fault f E F we denote by Sf and zf the state and output vector of the faulty circuit at time uir respectively.
We also define the combined fault-ji-ee<@.ilty state &/Sf at time
The time unit where a fault f <: F,, is detected for the first time is denoted by u~, ( f ) .
The efSective test length Lef of T is the minimum length of a subsequence of T that starts at time 0 and includes the detection time of every detected fault or
Compaction based on an insertion operation
In this section we describe a test compaction method based on the following operation. Consider a fault f E FA, with detection time uht(f). Let u j and uk be two time units such that We refer to this operation as the insertion operation. The insertion operation increases the total length of the test sequence, however, it allows to reduce its effective length by reducing the highest detection times. The shorter sequence T[uo, u,+~] is then used instead of T . The following example demonstrates the insertion operation. Example: Consider the test sequence of ISCAS-89 benchmark circuit s27 shown in Table 1 . The detected faults and their detection times are shown in Table 2 . The total number of faults detected by this sequence is 28. Simulating the fault 611, we find that the combined fault-freelfaulty states are identical at times 17 and 19. In addition, we know that the fault is detected at time 19. The insertion operation inserts T[194 '= (0110) at time 17, pushing T[17, 191 by one time unit to the right. The resulting sequence is shown in Table 3 . The change affects faults 611 and 2411, with detection times 19 (other detection times are prior to the change we have made in the sequence and therefore are not affected by it). The detection times fo.r the modified sequence are shown in Table 4 . Both faults 611 and 2411 that previously had detection time 19 are now detected at time 17. In addition, fault 1911 that was not detected previously is detected at time 18 after the change. The result of the insertion operation is thus to
reduce the effective test length by one and to increase the number of detected faults by one. 0 After performing an insertion operation, additional insertion operations using the new sequence can further reduce the effective test length and increase the fault coverage. The proposed test compaction procedure applies the insertion operation iteratively, until no additional improvements in effective test length and fault coverage can be obtained. A guaranteed reduction in effective test length can only be achieved if the highest detection times are reduced, by performing the insertion operation for faults such that uhl(f) = Leg -1. Nevertheless, we consider all the faults, since by moving a lower detection time, it may become possible to reduce the highest detection times further than in the original sequence. In addition, a fault with a high detection time may be detected earlier, or other faults, not detected by the test sequence, may be detected by applying the insertion operation to a fault with uh,(f) < Leg -1. We use the following considerations in designing the compaction procedure.
The previous example demonstrates how the insertion operation can reduce the effective test length and increase the fault coverage of a given test sequence. The insertion operation ensures that the fault for which it is performed is still detected after the operation is performed and that its detection time is reduced. However, another fault detected by the sequence may not be detected after insertion is performed. For example, consider a fault f l with equal states at times u j and uk and a fault fi with detection time uht(fi) 2 u j . The insertion operation applied $3 fi changes the subsequence T[uj, uL-, J, and the new sequence may not detect fi. To minimize this effect, we perform the insertion operation starting with faults that have the highest detection time, and reduce the detection time considered only if rio additional insertion operations are possible for faults with the currently considered detection time. We also select the times U, and uk where the combined fault-freelfaulty states are the same such that uk is as high as possible, and if a choice exists, u j is also as high as possible. To guarantee that the fault coverage is riot reduced, we do not accept an insertion operation that reduces the fault coverage. If fault simulation after insertion reveals that the fault coverage is lower than before, we restore the test sequence before insertion and proceed to consider other faults.
From our experiments we found that an insertion operation that does not reduce the effective test length or even increases it may be effective in allowing a later change to reduce the effective test length below what is otherwise possible. We thus allow insertion operations that (temporarily) increase the effective test length. We always store the best result obtained so far to ensure that at the end of the process we can recover the earlier test sequence if it is shorter. Several parameters are used to limit the run time of the procedure. An upper bound L,, is imposed on the total test length. Note that each insertion operation increases the length of the sequence, even if it reduces its effective length. By setting a bound on the total test length, we limit the number of insertion operations that can be performed. Another bound Nneimprove ensures that at most Nmimpmve consecutive insertion operations u e done that do not improve the fault coverage andlor reduce the effective test length. After Nno-improve such operations, the procedure terminates.
Every time an insertion operation is accepted (i.e., it does not reduce the fault coverage), fault simulation is performed, detection times for all faults are determined, and the faults are considered again, starting with the one that has the highest (new) detection time. An insertion operation that is not accepted is canceled and the next fault is considered. If all faults are considered and no insertion operation is accepted, the procedure is terminated. The procedure is referred to as Procedure 1.
The simulation procedure used in Procedure 1 does not have to consider faults that were not affected by the insertion operation. If insertion is performed based on u j , and uh,(f), h e n a fault g with uh,(g) < u j is not affected by the insertion operation and does not have to be simulated.
We show in Section 6 that compaction based on the insertion operation is effective in reducing the effective test length and increasing the fault coverage of test sequences generated by various test generation procedures. The main disadvantage of compaction based on the insertion operation is that the number of fault simulations it requires to achieve the minimum test length cannot be bounded. We found that in many cases, a sequence of insertion operations is required that do not improve ihe fault coverage and possibly increase the effective test length, before an additional insertion operation can reduce the effective iest length below its original level andlor increase the fault covwage. Due to the intricate relationships between insertion operalions, heuristics for reducing the number of insertion operations iind hence the number of fault simulations are difficult to derive. ' We therefore prefer the structure of Procedure 1 where the number of fault simulations is arbitrarily limited by setting an upper bound on the number of insertion operations that do not yield an improvement.
Compaction based on vector omission
The compaction method described in this section is based on omission of test vectors from the given sequence. Omission of redundant vectors was considered before for combinational circuits under stuck-at faults and under path delay faults. Here, it is considered in the context of synchronous sequential circuits.
The omission of a vector ti affects the detection of the faults {f} for which U , & ) 2 ui. In addition, it may cause a fault which is undetected when fi is included in the test sequence to be detected after ti is omitted. Set P and P f to be the all-unspecified initial states.
(a) Apply to the combinational logic of the faultfreelfaulty circuits the input value tilti and the combined present-state P / P f .
Obtain the combined output zilzf and next state N I N f .
If zi # zf, set uh,(f) = ui and stop.
Step 3.
The test compaction procedure is summarized next. Note that if a vector fi cannot be omitted, then after omitting a vector t j where j > i, it may become possible to omit ti. To take advantage of this observation, the test sequence after vector omission is considered again, until no additional vectors can be omitted. Procedure 3 (and its extension Procedure 4) can be viewed as a reverse order fault simulation procedure that attempts to omit vectors that were included to detect certain faults, but are no longer necessary in order to detect those faults once the test sequence is extended to detect additional faults. A different view of reverse order fault simulation, that performs simulation starting from the end of the sequence and keeps vectors that are required to detect yet-undetected faults, is given at the end of Section 5.
Compaction based on vector selection
The procedure described in this section proceeds as follows. For every fault, it first collects all the subsequences of the given sequence that detect the fault if the circuit starts from the allunspecified state at the beginning of the subsequence. A subsequence is represented by a pair (s, e ) , such that the subsequence T [u,, U,] detects the fault if the circuit is started from the combined all-unspecified fault-freelfaulty initial state at time U,, After collecting all the subsequences that detect every fault, we use a covering procedure to select a minimal subset of subsequences to detect all faults. Consider the following example. Example: We consider s27 under the test sequence shown in Table 5 . Fault simulating the sequence starting from time 0, we find that fault 210 is detected at time 3, fault 3/0 is detected at time 4, fault 4/0 is detected at time 4, fault 6/1 is detected at time 3, fault 710 is detected at time 9, and so on. The corresponding subsequences are (0,3), (0,4), (0,4), (0,3) and (0, 9) . Next, we start simulation from time 1, setting the combined fault-free/faulty state at time 1 to the all-unspecified state. We find that fault 210 is detected at time 9, fault 3/0 is detected at fault 1510 1511 1610 17/0 18/1 2010 2110 time 10, fault 4/0 is detected at time 4, fault 6/1 is detected at time 9, fault 7/0 is detected at time 9, and so on. The corresponding subsequences are (1,9), (l,lO), (1,4), (1,9) and (1,9). For the fault 4/0 we now have two subsequences defined by (0,4) and (1,4). Since the second subsequence contains the first one, we omit the first and keep only (1,4) . Similarly, for the fault 7/0 we only keep the range (L9). After considering every time unit as a starting point and finding detection times for all the faults, we obtain the subsequences shown in Table 6 . We now select a subset of subsequences to detect all faults. The subsequence (7,9) is necessary to detect faults 7/0 and W O . The subsequence (3,s) is necessary to detect fault 16/0. Once these subsequences are selected, additional faults are covered, including YO, 611, WO, 9/1, and so on. The subsequences for the remaining faults are shown in Table 7 . Next, we consider each one of the subsequences of Table 7 , and repeatedly select the best one. The best subsequence is the one that, together with the subsequences already selected, covers the largest number of remaining faults and requires the minimal additional input vectors. For example, selecting subsequence (0,4) detects six additional faults (3/0, 410, 9/0, 1110, 1210 and 1511) and requires three additional vectors (to, t , and t2. t3 and r, were already selected). Selecting subsequence (9,12) detects all eight faults. For example, fault 310 is detected since (7,9) has already been selected. By adding (9,12), we obtain the subsequence (7,12), containing the subsequence (7,lO) that detects 310. In this case, we select the subsequence (9,12). In summary, we selected the subsequences ( 3 3 , (7,9) and (9,12), to result in the new sequence T[u3, us] o T[u7, ulz] . U Table 5 : Test sequence 2 of s27 subsequences (7,9) (0,4) (7,lO) (33) (3,5) (9,ll) (0,3) (7,9) (11,12) (0,3) (5,6) (7,9) (11,12) (3,4) (9.10) i I 0 1 2 3 4 5 6 7 8 9 fiI1lO1 1011 0100 0111 0001 0100 1100 1111 0101 0011 9/0 9/1 11/0 lU0 1311 14/0 1411 (1,4) (7,lO) 2111 (0,3) (7,9) (11,12) 2410 (1,4) (7,lO) 2411 (0,4) (7,lO) 2511 (3,6) (9,12) 2610 (3,5) (9,ll) 2611 (0,3) (5,6) (7,9) (11,12) (9,121 (3,6 ) (9,121 (~4 ) (7, 101 In the example above, we selected the subsequences independently, without considering the faults detected when two selected subsequences (s,, e , ) and (s2, e 2 ) are placed next to each other. This saves the simulation effort required to identify such faults, however, it may result in sequences that are longer than ntzessaq. In our implementation of the selection procedure, after selecting a subsequence, we create a new test sequence made up of the selected subsequences in the order by which they appear in the original sequence. We then simulate the new sequence to identify the faults that still need to be detected. For example, suppose that the subsequences (9,11), (1,4), (7,9) (4,5) are selected in this order. After selecting (9,ll) and (1,4), we simulate the sequence T'= (tlf2t3t4f9t10tl ,). After selecting (7,9), we simulate the sequence T" = (t,fzt3t4t7tBtgtlotll). After selecting ( 4 3 , we simulate: the sequence T"'= (tlt2t3t4tst~tet~tlotl1). In every case, we drop the faults dctected and select the next subsequence based on the remaining faults. Note that the faults detected by T" are not necessarily a superset of the faults detected by T', since the addition of t7 and r9 may prevent certain faults, that were accidentally detected by placing the subsequence (1,4) and (9,ll) consecutively, from bcing detected. However, by selecting additional subsequences as long as undetected faults remain, we ensure that all faults are detected by the final sequence obtained. The procedure is referred to as Procedure 5.
Procedure 5 can be modified into a reverse order fault simulation procedure that omits test vectors similar to Procedure 3. The advantage of the modified procedure compared to Procedure 5 is a reduced number of fault simulations. The modified procedure proceeds as follows. Starting from time unit U, = uL-, and reducing us, we find the last subsequence that detects every fault. During this simulation process, if a fault f is detected for the first time (corresponding to the highest value of U,) by a subsequence (s, e), then f is not considered under smaller values of U),. At the end of the simulation process, we have for every fault f a single subsequence (s, e ) , where U, is the last time unit after which f can still be detected by a subsequence of T. We create a new test sequence by including only vectors ti such that U,, I ui I U, for some fault f, and omitting the other test vectors.
For example, in the case of s27 and the sequence shown in Table  5 , we find from Table 6 that the last subsequences to detect the detected faults are as shown in Table 8 . We keep the subsequences of Table 8 and omit the test vectors not included in them. The resulting test sequence is (t3t4t5t7 . . t I 3 ) . This test sequence can be further compacted by repeating the same procedure. Similar to Procedure 3, this procedure omits test vectors appearing earlier in the sequence if. there exist vectors later in the sequence that allow the same faults to be detected. The differetice from Procedure 3 is in the order of fault simulation. Procedure 3 starts from the beginning of the test sequence. In contrrst, the modification of Procedure 5 starts from the end of the test sequence. The advantage of Procedure 3 over the modified Procedure 5 is that a decision to omit a vector can be made inmediately when it is considered. In the modified Procedure 5, vwtors can be omitted only after the last detecting subsequences are found for all faults. Thus, it is impossible to take into account in the modified Procedure 5 faults which are detected because two subsequence that were previously separated become adjacent after the modification.
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